Rigol 16 Channel Logic Analyser Probe PLA2216

POA

Please contact us for a price and availability information.

Request Now

$0.00 excl. GST

Description

RIGOL logic probes are designed for digital circuits, enabling real-time multi-channel signal capture and analysis. They connect digital signals to RIGOL oscilloscopes, offering high sensitivity and accuracy for effective detection and diagnostics in complex logic systems.

The RIGOL PLA2216 is a high-performance 16-channel active logic analyzer probe that expands compatible RIGOL oscilloscopes with mixed-signal analysis capabilities. Capture and analyse digital and analogue signals simultaneously to simplify debugging of embedded systems, microcontrollers, FPGAs, digital communications, and high-speed logic circuits.

With 16 digital input channels arranged in two 8-channel groups, the PLA2216 provides accurate, low-capacitance measurements while maintaining excellent signal integrity. It includes signal leads and grabber clips for quick, flexible connection to your circuit under test.

Features

  • 16 digital logic input channels (D0–D15)
  • High-performance active probe design
  • Simultaneous analogue and digital signal analysis
  • Low input capacitance for minimal circuit loading
  • Ideal for embedded, FPGA, MCU, and digital hardware debugging
  • Includes signal leads, grabber clips, and ground connections

Compatible RIGOL Oscilloscopes

The PLA2216 is compatible with the following RIGOL oscilloscope series:

  • DHO900 Series
    • DHO914
    • DHO914S
    • DHO924
    • DHO924S
  • MSO5000 Series
    • MSO5072
    • MSO5074
    • MSO5102
    • MSO5104
    • MSO5204
    • MSO5354

The PLA2216 enables these oscilloscopes to perform powerful mixed-signal analysis, allowing digital logic states and analogue waveforms to be viewed and correlated on a single display for faster troubleshooting and verification.

Reviews

There are no reviews yet

Be the first to review “Rigol 16 Channel Logic Analyser Probe PLA2216”

Your email address will not be published. Required fields are marked *